mirror of https://github.com/YosysHQ/yosys.git
4 lines
97 B
Verilog
4 lines
97 B
Verilog
|
module absval_ref(input signed [3:0] a, output [3:0] y);
|
||
|
|
assign y = a[3] ? -a : a;
|
||
|
|
endmodule
|