mirror of https://github.com/YosysHQ/yosys.git
5 lines
32 B
Verilog
5 lines
32 B
Verilog
|
module a;
|
||
|
|
wire [3]x;
|
||
|
|
endmodule
|
||
|
|
|