mirror of https://github.com/YosysHQ/yosys.git
18 lines
158 B
Verilog
18 lines
158 B
Verilog
|
module blocking (clk,a,c);
|
||
|
|
input clk;
|
||
|
|
input a;
|
||
|
|
output c;
|
||
|
|
|
||
|
|
wire clk;
|
||
|
|
wire a;
|
||
|
|
reg c;
|
||
|
|
reg b;
|
||
|
|
|
||
|
|
always @ (posedge clk )
|
||
|
|
begin
|
||
|
|
b = a;
|
||
|
|
c = b;
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule
|