yosys/techlibs/nanoxplore/rf_rams_u.txt

67 lines
1.0 KiB
Plaintext
Raw Normal View History

2024-05-16 10:15:55 -05:00
# Register-File RAMs for NanoXplore NG-ULTRA
# Dual-port RAMs.
# NX_RFB_U in mode 0 (DPREG)
# NX_RFB_U in mode 2 (NX_XRFB_64x18)
# NX_RFB_U in mode 3 (NX_XRFB_32x36)
ram distributed $__NX_RFB_U_DPREG_ {
option "MODE" 0 {
2024-05-20 11:26:04 -05:00
cost 30;
2024-05-16 10:15:55 -05:00
widthscale 30;
abits 5;
widths 18 global;
}
option "MODE" 2 {
cost 50;
widthscale 30;
abits 6;
widths 18 global;
}
option "MODE" 3 {
cost 50;
widthscale 30;
abits 5;
widths 36 global;
}
2024-03-01 06:41:25 -06:00
init no_undef;
port sw "W" {
clock anyedge;
}
port ar "R" {
}
}
2024-05-16 10:15:55 -05:00
# Single-port RAMs.
# NX_RFB_U in mode 1 (SPREG)
ram distributed $__NX_RFB_U_SPREG_ {
cost 30;
widthscale;
2024-03-01 06:41:25 -06:00
abits 5;
2024-05-16 10:15:55 -05:00
width 18;
init no_undef;
port arsw "RW" {
clock anyedge;
}
}
# Single write dual read RAMs.
# NX_RFB_U in mode 4 (NX_XRFB_2R_1W)
2024-03-01 06:41:25 -06:00
2024-05-16 10:15:55 -05:00
ram distributed $__NX_XRFB_2R_1W_ {
2024-05-20 11:26:04 -05:00
cost 40;
widthscale 30;
2024-05-16 10:15:55 -05:00
abits 5;
width 18;
init no_undef;
2024-03-01 06:41:25 -06:00
port sw "W" {
clock anyedge;
}
2024-05-16 10:15:55 -05:00
port ar "A" {
}
port ar "B" {
2024-03-01 06:41:25 -06:00
}
2024-05-16 10:15:55 -05:00
}