riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/asicworld/README

2 lines
59 B
Plaintext
Raw Normal View History

Another block of spelling fixes Smaller this time
2015-08-14 15:23:01 -05:00
Borrowed Verilog examples from http://www.asic-world.com/.