riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/verilog/.gitignore

5 lines
83 B
Plaintext
Raw Normal View History

Updated .gitignore file for ilang and verilog frontends
2014-10-14 18:14:38 -05:00
verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
Add "make coverage" Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-08-27 07:22:21 -05:00
verilog_parser.tab.hh