mirror of https://github.com/YosysHQ/yosys.git
22 lines
358 B
Verilog
22 lines
358 B
Verilog
|
module bar(clk, rst, inp, out);
|
||
|
|
input wire clk;
|
||
|
|
input wire rst;
|
||
|
|
input wire inp;
|
||
|
|
output reg out;
|
||
|
|
|
||
|
|
always @(posedge clk)
|
||
|
|
if (rst) out <= 1'd0;
|
||
|
|
else out <= ~inp;
|
||
|
|
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module foo(clk, rst, inp, out);
|
||
|
|
input wire clk;
|
||
|
|
input wire rst;
|
||
|
|
input wire inp;
|
||
|
|
output wire out;
|
||
|
|
|
||
|
|
bar bar_instance (clk, rst, inp, out);
|
||
|
|
endmodule
|
||
|
|
|