mirror of https://github.com/YosysHQ/yosys.git
6 lines
82 B
Verilog
6 lines
82 B
Verilog
|
module test (A, Y);
|
||
|
|
input [6:0] A;
|
||
|
|
output Y;
|
||
|
|
assign Y = |A;
|
||
|
|
endmodule
|