riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/various/const_arg_loop.ys

2 lines
30 B
Plaintext
Raw Normal View History

Avoid generating wires for function args which are constant
2020-07-24 22:18:24 -05:00
read_verilog const_arg_loop.v