mirror of https://github.com/YosysHQ/yosys.git
4 lines
76 B
Verilog
4 lines
76 B
Verilog
|
module test(input A, output Y, Z);
|
||
|
|
assign Y = A == A, Z = A != A;
|
||
|
|
endmodule
|