2025-02-12 09:10:36 -06:00
|
|
|
add_library(yosys_techlibs_anlogic INTERFACE)
|
|
|
|
|
|
|
|
|
|
target_sources(yosys_techlibs_anlogic INTERFACE
|
|
|
|
|
synth_anlogic.cc
|
|
|
|
|
anlogic_eqn.cc
|
|
|
|
|
anlogic_fixcarry.cc
|
|
|
|
|
)
|
|
|
|
|
|
|
|
|
|
target_link_libraries(yosys PRIVATE yosys_techlibs_anlogic)
|
2025-02-13 09:06:51 -06:00
|
|
|
|
|
|
|
|
add_share_file("share/anlogic" "cells_map.v")
|
|
|
|
|
add_share_file("share/anlogic" "arith_map.v")
|
|
|
|
|
add_share_file("share/anlogic" "cells_sim.v")
|
|
|
|
|
add_share_file("share/anlogic" "eagle_bb.v")
|
|
|
|
|
add_share_file("share/anlogic" "lutrams.txt")
|
|
|
|
|
add_share_file("share/anlogic" "lutrams_map.v")
|
|
|
|
|
add_share_file("share/anlogic" "brams.txt")
|
|
|
|
|
add_share_file("share/anlogic" "brams_map.v")
|
