This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
c6fa4faa37
yosys
/
techlibs
/
xilinx
/
tests
/
.gitignore
7 lines
64 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Towards Xilinx bram support
2015-01-05 06:59:04 -06:00
bram1_cmp
bram1.mk
bram1_[0-9]*/
Added Xilinx test case for initialized brams
2015-04-06 06:03:37 -05:00
bram2.log
bram2_syn.v
bram2_tb