mirror of https://github.com/YosysHQ/yosys.git
7 lines
64 B
Verilog
7 lines
64 B
Verilog
|
module a;
|
||
|
|
wire [5:0]x;
|
||
|
|
wire [3:0]y;
|
||
|
|
assign y = x 55;
|
||
|
|
endmodule
|
||
|
|
|