yosys/tests/simple_abc9/abc9.v

7 lines
141 B
Coq
Raw Normal View History

2019-02-19 17:25:03 -06:00
module top(input [1:0] a, output [1:0] b, output c, output d, output e);
assign b = a;
assign c = ^a;
assign d = ~c;
assign e = d;
endmodule