mirror of https://github.com/YosysHQ/yosys.git
4 lines
66 B
Verilog
4 lines
66 B
Verilog
|
module test(input a, output x, y);
|
||
|
|
assign x = a, y = a;
|
||
|
|
endmodule
|