riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/gowin/Makefile.inc

18 lines
641 B
PHP
Raw Normal View History

Added initial version of "synth_gowin"
2016-11-01 05:31:13 -05:00
OBJS += techlibs/gowin/synth_gowin.o
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
OBJS += techlibs/gowin/determine_init.o
Added initial version of "synth_gowin"
2016-11-01 05:31:13 -05:00
$(eval $(call add_share_file,share/gowin,techlibs/gowin/cells_map.v))
$(eval $(call add_share_file,share/gowin,techlibs/gowin/cells_sim.v))
Changes in GoWin synth commands and ALU primitive support
2018-12-03 20:08:35 -06:00
$(eval $(call add_share_file,share/gowin,techlibs/gowin/arith_map.v))
GoWin enablement: DRAM, initial BRAM, DRAM init, DRAM sim and synth_gowin flow
2019-04-12 23:40:02 -05:00
$(eval $(call add_share_file,share/gowin,techlibs/gowin/brams_map.v))
$(eval $(call add_share_file,share/gowin,techlibs/gowin/bram.txt))
$(eval $(call add_share_file,share/gowin,techlibs/gowin/drams_map.v))
$(eval $(call add_share_file,share/gowin,techlibs/gowin/dram.txt))
$(eval $(call add_share_file,share/gowin,techlibs/gowin/brams_init3.vh))
Added initial version of "synth_gowin"
2016-11-01 05:31:13 -05:00