yosys/tests/hana/test_simulation_always_20_t...

16 lines
247 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module NonBlockingEx(clk, merge, er, xmit, fddi, claim);
input clk, merge, er, xmit, fddi;
output reg claim;
reg fcr;
always @(posedge clk)
begin
fcr <= er | xmit;
if(merge)
claim <= fcr & fddi;
else
claim <= fddi;
end
endmodule