yosys/tests/verilog/unbased_unsized_shift.ys

read_verilog -sv unbased_unsized_shift.sv
hierarchy
proc
flatten
opt -full
select -module top
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
verilog: Fix const eval of unbased unsized constants When the verilog frontend perfomed constant evaluation of unbased unsized constants in a context-determined expression it did not properly extend them by repeating the bit value. This only affected constant evaluation and not constants that made it through unchanged to RTLIL. The latter case was already covered by tests and working before. This fixes the const-eval issue by checking the `is_unsized` flag in bitsAsConst and extending the value accordingly. The newly added test also tests the already working non-const-eval case to highlight that both cases should behave the same. 2023-04-20 05:12:50 -05:00			`read_verilog -sv unbased_unsized_shift.sv`
			`hierarchy`
			`proc`
			`flatten`
			`opt -full`
			`select -module top`
			`sat -verify -seq 1 -tempinduct -prove-asserts -show-all`