2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/mul.v
|
2019-09-03 03:53:37 -05:00
|
|
|
hierarchy -top top
|
2019-10-18 02:04:02 -05:00
|
|
|
proc
|
2019-10-04 01:44:10 -05:00
|
|
|
# Blocked by issue #1358 (Missing ECP5 simulation models)
|
|
|
|
|
#equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
|
|
|
|
equiv_opt -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
|
|
|
|
|
2019-09-03 03:53:37 -05:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
2019-10-04 01:44:10 -05:00
|
|
|
select -assert-count 1 t:MULT18X18D
|
|
|
|
|
select -assert-none t:MULT18X18D %% t:* %D
|
