yosys/manual/PRESENTATION_ExSyn/proc_01.v

9 lines
151 B
Coq
Raw Normal View History

2014-02-02 10:57:14 -06:00
module test(input D, C, R, RV,
output reg Q);
always @(posedge C, posedge R)
if (R)
Q <= RV;
else
Q <= D;
endmodule