This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
854557814e
yosys
/
tests
/
asicworld
/
README
2 lines
59 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Another block of spelling fixes Smaller this time
2015-08-14 15:23:01 -05:00
Borrowed Verilog examples from http://www.asic-world.com/.