riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/xilinx/abc.lut

15 lines
414 B
Plaintext
Raw Normal View History

Modify LUT area cost to be same as old abc
2019-05-21 16:31:19 -05:00
# Max delays from https://github.com/SymbiFlow/prjxray-db/blob/34ea6eb08a63d21ec16264ad37a0a7b142ff6031/artix7/timings/CLBLL_L.sdf
Add cells.lut to techlibs/xilinx/
2019-04-09 16:33:37 -05:00
# K area delay
Try new LUT delays
2019-05-24 22:39:55 -05:00
1 1 248
2 2 248 372
3 3 248 372 496
4 3 248 372 496 620
5 3 248 372 496 620 744
6 5 124 248 372 496 620 744
# F7BMUX
7 10 296 420 544 668 792 916 1040
# F8MUX
# F8MUX+F7BMUX
8 20 273 569 693 817 941 1065 1189 1313