This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
7d4f87d69f
yosys
/
frontends
/
verilog
/
.gitignore
5 lines
83 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Updated .gitignore file for ilang and verilog frontends
2014-10-14 18:14:38 -05:00
verilog_lexer.cc
verilog_parser.output
verilog_parser.tab.cc
Add "make coverage" Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-08-27 07:22:21 -05:00
verilog_parser.tab.hh