mirror of https://github.com/YosysHQ/yosys.git
99 lines
1.9 KiB
Plaintext
99 lines
1.9 KiB
Plaintext
|
|
||
|
|
read_verilog <<EOT
|
||
|
|
module opt_expr_add_test(input [3:0] i, input [7:0] j, output [8:0] o);
|
||
|
|
assign o = (i << 4) + j;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
|
||
|
|
hierarchy -auto-top
|
||
|
|
proc
|
||
|
|
design -save gold
|
||
|
|
|
||
|
|
opt_expr -fine
|
||
|
|
wreduce
|
||
|
|
|
||
|
|
select -assert-count 1 t:$add r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
||
|
|
|
||
|
|
design -stash gate
|
||
|
|
|
||
|
|
design -import gold -as gold
|
||
|
|
design -import gate -as gate
|
||
|
|
|
||
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||
|
|
sat -verify -prove-asserts -show-ports miter
|
||
|
|
|
||
|
|
##########
|
||
|
|
|
||
|
|
read_verilog <<EOT
|
||
|
|
module opt_expr_sub_test1(input [3:0] i, input [7:0] j, output [8:0] o);
|
||
|
|
assign o = j - (i << 4);
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
|
||
|
|
hierarchy -auto-top
|
||
|
|
proc
|
||
|
|
design -save gold
|
||
|
|
|
||
|
|
opt_expr -fine
|
||
|
|
wreduce
|
||
|
|
|
||
|
|
select -assert-count 1 t:$sub r:A_WIDTH=4 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
||
|
|
|
||
|
|
design -stash gate
|
||
|
|
|
||
|
|
design -import gold -as gold
|
||
|
|
design -import gate -as gate
|
||
|
|
|
||
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||
|
|
sat -verify -prove-asserts -show-ports miter
|
||
|
|
|
||
|
|
##########
|
||
|
|
|
||
|
|
read_verilog <<EOT
|
||
|
|
module opt_expr_sub_test2(input [3:0] i, input [7:0] j, output [8:0] o);
|
||
|
|
assign o = (i << 4) - j;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
|
||
|
|
hierarchy -auto-top
|
||
|
|
proc
|
||
|
|
design -save gold
|
||
|
|
|
||
|
|
opt_expr -fine
|
||
|
|
wreduce
|
||
|
|
|
||
|
|
select -assert-count 1 t:$sub r:A_WIDTH=8 r:B_WIDTH=8 r:Y_WIDTH=9 %i %i %i
|
||
|
|
|
||
|
|
design -stash gate
|
||
|
|
|
||
|
|
design -import gold -as gold
|
||
|
|
design -import gate -as gate
|
||
|
|
|
||
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||
|
|
sat -verify -prove-asserts -show-ports miter
|
||
|
|
|
||
|
|
##########
|
||
|
|
|
||
|
|
read_verilog <<EOT
|
||
|
|
module opt_expr_sub_test4(input [3:0] i, output [8:0] o);
|
||
|
|
assign o = 5'b00010 - i;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
|
||
|
|
hierarchy -auto-top
|
||
|
|
proc
|
||
|
|
design -save gold
|
||
|
|
|
||
|
|
opt_expr -fine
|
||
|
|
wreduce
|
||
|
|
|
||
|
|
select -assert-count 1 t:$sub r:A_WIDTH=2 r:B_WIDTH=4 r:Y_WIDTH=5 %i %i %i
|
||
|
|
|
||
|
|
design -stash gate
|
||
|
|
|
||
|
|
design -import gold -as gold
|
||
|
|
design -import gate -as gate
|
||
|
|
|
||
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||
|
|
sat -verify -prove-asserts -show-ports miter
|