riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/fmt/always_full_tb.cc

15 lines
343 B
C++
Raw Normal View History

tests: test cxxrtl against iverilog (and uncover bug!)
2023-06-27 20:51:18 -05:00
#include "yosys-always_full.cc"
int main()
{
cxxrtl: refactor the formatter and use a closure. This commit achieves three roughly equally important goals: 1. To bring the rendering code in kernel/fmt.cc and in cxxrtl.h as close together as possible, with an ideal of only having the bigint library as the difference between the render functions. 2. To make the treatment of `$time` and `$realtime` in CXXRTL closer to the Verilog semantics, at least in the formatting code. 3. To change the code generator so that all of the `$print`-to-`string` conversion code is contained inside of a closure. There are two reasons to aim for goal (3): a. Because output redirection through definition of a global ostream object is neither convenient nor useful for environments where the output is consumed by other code rather than being printed on a terminal. b. Because it may be desirable to, in some cases, ignore the `$print` cells that are present in the netlist based on a runtime decision. This is doubly true for an upcoming `$check` cell implementing assertions, since failing a `$check` would by default cause a crash.
2024-01-16 03:08:07 -06:00
struct : public performer {
int64_t time() const override { return 1; }
void on_print(const std::string &output, const cxxrtl::metadata_map &) override { std::cerr << output; }
} performer;
tests: test cxxrtl against iverilog (and uncover bug!)
2023-06-27 20:51:18 -05:00
cxxrtl_design::p_always__full uut;
verilog_backend: emit sync `$print` cells with same triggers together Sort by PRIORITY, ensuring output order.
2023-06-27 20:51:32 -05:00
uut.p_clk.set(!uut.p_clk);
cxxrtl: refactor the formatter and use a closure. This commit achieves three roughly equally important goals: 1. To bring the rendering code in kernel/fmt.cc and in cxxrtl.h as close together as possible, with an ideal of only having the bigint library as the difference between the render functions. 2. To make the treatment of `$time` and `$realtime` in CXXRTL closer to the Verilog semantics, at least in the formatting code. 3. To change the code generator so that all of the `$print`-to-`string` conversion code is contained inside of a closure. There are two reasons to aim for goal (3): a. Because output redirection through definition of a global ostream object is neither convenient nor useful for environments where the output is consumed by other code rather than being printed on a terminal. b. Because it may be desirable to, in some cases, ignore the `$print` cells that are present in the netlist based on a runtime decision. This is doubly true for an upcoming `$check` cell implementing assertions, since failing a `$check` would by default cause a crash.
2024-01-16 03:08:07 -06:00
uut.step(&performer);
verilog_backend: emit sync `$print` cells with same triggers together Sort by PRIORITY, ensuring output order.
2023-06-27 20:51:32 -05:00
return 0;
tests: test cxxrtl against iverilog (and uncover bug!)
2023-06-27 20:51:18 -05:00
}