yosys/tests/asicworld/code_verilog_tutorial_multi...

9 lines
161 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module muliply (a,product);
input [3:0] a;
output [4:0] product;
wire [4:0] product;
assign product = a << 1;
endmodule