2019-10-21 09:25:15 -05:00
|
|
|
read_verilog ../common/counter.v
|
|
|
|
|
hierarchy -top top
|
|
|
|
|
proc
|
|
|
|
|
flatten
|
2019-12-31 20:39:32 -06:00
|
|
|
equiv_opt -assert -multiclock -map +/gowin/cells_sim.v synth_gowin # equivalency check
|
2019-10-21 09:25:15 -05:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
|
|
|
|
|
|
select -assert-count 8 t:DFFC
|
|
|
|
|
select -assert-count 8 t:ALU
|
|
|
|
|
select -assert-count 1 t:GND
|
|
|
|
|
select -assert-count 1 t:VCC
|
|
|
|
|
select -assert-count 2 t:IBUF
|
|
|
|
|
select -assert-count 8 t:OBUF
|
|
|
|
|
select -assert-none t:DFFC t:ALU t:GND t:VCC t:IBUF t:OBUF %% t:* %D
|
