This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
6ff5823d6a
yosys
/
tests
/
simple
/
.gitignore
4 lines
18 B
Plaintext
Raw
Normal View
History
Unescape
Escape
added more .gitignore files (make test)
2013-01-05 04:35:52 -06:00
*.log
*.out
write_verilog: don't `assign` to a `reg`. Fixes #2035.
2024-04-03 03:01:58 -05:00
*.err