yosys/manual/PRESENTATION_ExSyn/techmap_01.v

5 lines
90 B
Coq
Raw Normal View History

2014-02-04 09:51:12 -06:00
module test(input [31:0] a, b,
output [31:0] y);
assign y = a + b;
endmodule