riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/sva/.gitignore

9 lines
95 B
Plaintext
Raw Normal View History

Improve SVA tests, add Makefile and scripts
2017-07-27 04:42:05 -05:00
/*_pass.sby
/*_fail.sby
/*_pass
/*_fail
/*.ok
verific: Improve logic generated for SVA value change expressions The previously generated logic assumed an unconstrained past value in the initial state and did not handle 'x values. While the current formal verification flow uses 2-valued logic, SVA value change expressions require a past value of 'x during the initial state to behave in the expected way (i.e. to consider both an initial 0 and an initial 1 as $changed and an initial 1 as $rose and an initial 0 as $fell). This patch now generates logic that at the same time a) provides the expected behavior in a 2-valued logic setting, not depending on any dont-care optimizations, and b) properly handles 'x values in yosys simulation
2022-05-09 08:04:01 -05:00
/*.fst
Add simple VHDL+PSL example
2017-07-28 08:33:30 -05:00
/vhdlpsl[0-9][0-9]
/vhdlpsl[0-9][0-9].sby