riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/frontends/vhdl2verilog/Makefile.inc

2 lines
46 B
PHP
Raw Normal View History

Added vhdl2verilog
2014-02-21 11:59:49 -06:00
OBJS += frontends/vhdl2verilog/vhdl2verilog.o