riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/svinterfaces/run-test.sh

7 lines
75 B
Bash
Raw Normal View History

Basic test for checking correct synthesis of SystemVerilog interfaces
2018-10-18 14:27:04 -05:00
#/bin/bash -e
./runone.sh svinterface1
Support for SystemVerilog interfaces as a port in the top level module + test case
2018-10-20 04:58:25 -05:00
./runone.sh svinterface_at_top