mirror of https://github.com/YosysHQ/yosys.git
26 lines
620 B
Plaintext
26 lines
620 B
Plaintext
|
read_verilog <<EOF
|
||
|
|
module top(
|
||
|
|
input [1:0] a,
|
||
|
|
input [2:0] b,
|
||
|
|
output [2:0] y,
|
||
|
|
input [2:0] a2,
|
||
|
|
input [3:0] b2,
|
||
|
|
output [3:0] y2,
|
||
|
|
input [1:0] a3,
|
||
|
|
input [2:0] b3,
|
||
|
|
output [2:0] y3
|
||
|
|
);
|
||
|
|
assign y = a | (*keep*) b;
|
||
|
|
assign y2 = a2 | (*keep*) b2;
|
||
|
|
assign y3 = a3 | (*keep*) b3;
|
||
|
|
endmodule
|
||
|
|
EOF
|
||
|
|
|
||
|
|
wreduce
|
||
|
|
wrapcell -setattr foo -formatattr bar w{Y_WIDTH} -name OR_{A_WIDTH}_{B_WIDTH}_{Y_WIDTH}
|
||
|
|
select -assert-count 2 top/t:OR_2_3_3
|
||
|
|
select -assert-count 1 top/t:OR_3_4_4
|
||
|
|
select -assert-none top/t:OR_2_3_3 top/t:OR_3_4_4 %% top/t:* %D
|
||
|
|
select -assert-mod-count 2 OR_2_3_3 OR_3_4_4
|
||
|
|
select -assert-mod-count 2 A:bar=w3 A:bar=w4
|