mirror of https://github.com/YosysHQ/yosys.git
6 lines
90 B
Plaintext
6 lines
90 B
Plaintext
|
read_verilog bug_1268.v
|
||
|
proc
|
||
|
equiv_make gold gate equiv
|
||
|
equiv_induct
|
||
|
equiv_status -assert
|