yosys/tests/hana/test_simulation_seq_ff_1_te...

5 lines
99 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module test(input in, input clk, output reg out);
always @(posedge clk)
out <= in;
endmodule