yosys/tests/memlib/memlib_block_tdp.txt

11 lines
149 B
Plaintext
Raw Normal View History

2022-05-06 09:30:56 -05:00
ram block \RAM_BLOCK_TDP {
cost 64;
abits 10;
widths 1 2 4 8 16 per_port;
init any;
port srsw "A" "B" {
clock anyedge;
rdwr no_change;
}
}