yosys/techlibs/nanoxplore/cells_bb_m.v

9 lines
132 B
Verilog
Raw Normal View History

2024-03-11 07:58:15 -05:00
(* blackbox *)
module NX_CKS(CKI, CMD, CKO);
input CKI;
output CKO;
input CMD;
parameter ck_edge = 1'b0;
endmodule