mirror of https://github.com/YosysHQ/yosys.git
6 lines
113 B
Systemverilog
6 lines
113 B
Systemverilog
|
// This is used by the load_and_derive test.
|
||
|
|
|
||
|
|
module ondemand (iface intf);
|
||
|
|
assign intf.y = ~intf.x;
|
||
|
|
endmodule
|