mirror of https://github.com/YosysHQ/yosys.git
31 lines
711 B
Verilog
31 lines
711 B
Verilog
|
//-----------------------------------------------------
|
||
|
|
// Design Name : dff_sync_reset
|
||
|
|
// File Name : dff_sync_reset.v
|
||
|
|
// Function : D flip-flop sync reset
|
||
|
|
// Coder : Deepak Kumar Tala
|
||
|
|
//-----------------------------------------------------
|
||
|
|
module dff_sync_reset (
|
||
|
|
data , // Data Input
|
||
|
|
clk , // Clock Input
|
||
|
|
reset , // Reset input
|
||
|
|
q // Q output
|
||
|
|
);
|
||
|
|
//-----------Input Ports---------------
|
||
|
|
input data, clk, reset ;
|
||
|
|
|
||
|
|
//-----------Output Ports---------------
|
||
|
|
output q;
|
||
|
|
|
||
|
|
//------------Internal Variables--------
|
||
|
|
reg q;
|
||
|
|
|
||
|
|
//-------------Code Starts Here---------
|
||
|
|
always @ ( posedge clk)
|
||
|
|
if (~reset) begin
|
||
|
|
q <= 1'b0;
|
||
|
|
end else begin
|
||
|
|
q <= data;
|
||
|
|
end
|
||
|
|
|
||
|
|
endmodule //End Of Module dff_sync_reset
|