yosys/techlibs/efinix/arith_map.v

79 lines
2.2 KiB
Coq
Raw Normal View History

2019-08-03 05:29:30 -05:00
/*
* yosys -- Yosys Open SYnthesis Suite
*
* Copyright (C) 2018 Miodrag Milanovic <miodrag@symbioticeda.com>
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
(* techmap_celltype = "$alu" *)
module _80_efinix_alu (A, B, CI, BI, X, Y, CO);
parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;
input [A_WIDTH-1:0] A;
input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] X, Y;
input CI, BI;
2019-08-09 05:37:10 -05:00
output [Y_WIDTH-1:0] CO;
2019-08-11 01:37:56 -05:00
2019-08-11 10:05:24 -05:00
wire CIx;
wire [Y_WIDTH-1:0] COx;
2019-08-03 05:29:30 -05:00
wire _TECHMAP_FAIL_ = Y_WIDTH <= 2;
wire [Y_WIDTH-1:0] A_buf, B_buf;
\$pos #(.A_SIGNED(A_SIGNED), .A_WIDTH(A_WIDTH), .Y_WIDTH(Y_WIDTH)) A_conv (.A(A), .Y(A_buf));
\$pos #(.A_SIGNED(B_SIGNED), .A_WIDTH(B_WIDTH), .Y_WIDTH(Y_WIDTH)) B_conv (.A(B), .Y(B_buf));
wire [Y_WIDTH-1:0] AA = A_buf;
wire [Y_WIDTH-1:0] BB = BI ? ~B_buf : B_buf;
2019-08-11 01:37:56 -05:00
wire [Y_WIDTH-1:0] C = { COx, CIx };
2019-08-03 05:29:30 -05:00
2019-08-09 05:37:10 -05:00
EFX_ADD #(.I0_POLARITY(1'b1),.I1_POLARITY(1'b1))
adder_cin (
.I0(CI),
2019-08-03 05:29:30 -05:00
.I1(1'b1),
.CI(1'b0),
2019-08-11 01:37:56 -05:00
.CO(CIx)
2019-08-03 05:29:30 -05:00
);
genvar i;
generate for (i = 0; i < Y_WIDTH; i = i + 1) begin: slice
2019-08-09 05:37:10 -05:00
EFX_ADD #(.I0_POLARITY(1'b1),.I1_POLARITY(1'b1))
adder_i (
.I0(AA[i]),
.I1(BB[i]),
.CI(C[i]),
.O(Y[i]),
2019-08-11 01:37:56 -05:00
.CO(COx[i])
2019-08-09 05:37:10 -05:00
);
EFX_ADD #(.I0_POLARITY(1'b1),.I1_POLARITY(1'b1))
adder_cout (
.I0(1'b0),
.I1(1'b0),
2019-08-11 01:37:56 -05:00
.CI(COx[i]),
2019-08-09 05:37:10 -05:00
.O(CO[i])
);
end: slice
2019-08-03 05:29:30 -05:00
endgenerate
2019-08-09 05:37:10 -05:00
/* End implementation */
assign X = AA ^ BB;
2019-08-03 05:29:30 -05:00
endmodule