mirror of https://github.com/YosysHQ/yosys.git
9 lines
464 B
Plaintext
9 lines
464 B
Plaintext
|
read_verilog ../../common/add_sub.v
|
||
|
|
hierarchy -top top
|
||
|
|
equiv_opt -assert -map +/quicklogic/qlf_k6n10f/cells_sim.v synth_quicklogic -family qlf_k6n10f # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd top # Constrain all select calls below inside the top module
|
||
|
|
select -assert-count 9 t:$lut # OOT flow has 8
|
||
|
|
select -assert-count 8 t:adder_carry
|
||
|
|
select -assert-none t:$lut t:adder_carry %% t:* %D
|