mirror of https://github.com/YosysHQ/yosys.git
4 lines
118 B
Verilog
4 lines
118 B
Verilog
|
module AND(input [7:0] A, B, output [7:0] Y);
|
||
|
|
ALU #(.MODE("AND")) _TECHMAP_REPLACE_ (.A(A), .B(B), .Y(Y));
|
||
|
|
endmodule
|