mirror of https://github.com/YosysHQ/yosys.git
36 lines
1.2 KiB
Plaintext
36 lines
1.2 KiB
Plaintext
|
read_verilog latches.v
|
||
|
design -save read
|
||
|
|
|
||
|
hierarchy -top latchp
|
||
|
|
proc
|
||
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd latchp # Constrain all select calls below inside the top module
|
||
|
|
select -assert-count 1 t:LDCE
|
||
|
|
|
||
|
|
select -assert-none t:LDCE %% t:* %D
|
||
|
|
|
||
|
|
|
||
|
|
design -load read
|
||
|
|
hierarchy -top latchn
|
||
|
|
proc
|
||
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd latchn # Constrain all select calls below inside the top module
|
||
|
|
select -assert-count 1 t:LDCE
|
||
|
|
select -assert-count 1 t:LUT1
|
||
|
|
|
||
|
|
select -assert-none t:LDCE t:LUT1 %% t:* %D
|
||
|
|
|
||
|
|
|
||
|
|
design -load read
|
||
|
|
hierarchy -top latchsr
|
||
|
|
proc
|
||
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
||
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||
|
|
cd latchsr # Constrain all select calls below inside the top module
|
||
|
|
select -assert-count 1 t:LDCE
|
||
|
|
select -assert-count 2 t:LUT3
|
||
|
|
|
||
|
|
select -assert-none t:LDCE t:LUT3 %% t:* %D
|