yosys/tests/opt/opt_ff_sat.ys

mirror of https://github.com/YosysHQ/yosys.git
read_verilog opt_ff_sat.v
prep -flatten
opt_rmdff -sat
synth
Optimizing DFFs whose initial value prevents their value from changing This is a proof of concept implementation that invokes SAT solver via Pass::call method. 2019-05-28 01:48:21 -05:00			`read_verilog opt_ff_sat.v`
			`prep -flatten`
			`opt_rmdff -sat`
			`synth`