mirror of https://github.com/YosysHQ/yosys.git
5 lines
102 B
Verilog
5 lines
102 B
Verilog
|
module test(input [3:0] A, B,
|
||
|
|
output [3:0] Y, Z);
|
||
|
|
assign Y = A + B, Z = B + A;
|
||
|
|
endmodule
|