mirror of https://github.com/YosysHQ/yosys.git
7 lines
149 B
Plaintext
7 lines
149 B
Plaintext
|
logger -werror "is implicitly declared." -expect error "is implicitly declared." 1
|
||
|
|
read_verilog << EOF
|
||
|
|
module top(...);
|
||
|
|
assign b = w;
|
||
|
|
endmodule
|
||
|
|
EOF
|