mirror of https://github.com/YosysHQ/yosys.git
15 lines
259 B
Verilog
15 lines
259 B
Verilog
|
// There must be white space after the
|
||
|
|
// string which uses escape character
|
||
|
|
module \1dff (
|
||
|
|
q, // Q output
|
||
|
|
\q~ , // Q_out output
|
||
|
|
d, // D input
|
||
|
|
cl$k, // CLOCK input
|
||
|
|
\reset* // Reset input
|
||
|
|
);
|
||
|
|
|
||
|
|
input d, cl$k, \reset* ;
|
||
|
|
output q, \q~ ;
|
||
|
|
|
||
|
|
endmodule
|