This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
43e7c4917a
yosys
/
tests
/
sva
/
.gitignore
8 lines
88 B
Plaintext
Raw
Normal View
History
Unescape
Escape
Improve SVA tests, add Makefile and scripts
2017-07-27 04:42:05 -05:00
/*_pass.sby
/*_fail.sby
/*_pass
/*_fail
/*.ok
Add simple VHDL+PSL example
2017-07-28 08:33:30 -05:00
/vhdlpsl[0-9][0-9]
/vhdlpsl[0-9][0-9].sby