2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/counter.v
|
2019-09-10 00:08:03 -05:00
|
|
|
hierarchy -top top
|
|
|
|
|
proc
|
|
|
|
|
flatten
|
2019-10-17 10:24:53 -05:00
|
|
|
equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
2019-09-10 00:08:03 -05:00
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
|
|
|
cd top # Constrain all select calls below inside the top module
|
|
|
|
|
|
|
|
|
|
select -assert-count 1 t:BUFG
|
|
|
|
|
select -assert-count 8 t:FDCE
|
2019-11-24 07:17:46 -06:00
|
|
|
select -assert-count 1 t:INV
|
2019-09-10 00:08:03 -05:00
|
|
|
select -assert-count 7 t:MUXCY
|
|
|
|
|
select -assert-count 8 t:XORCY
|
2019-12-21 06:18:44 -06:00
|
|
|
select -assert-none t:BUFG t:FDCE t:INV t:MUXCY t:XORCY t:IBUF t:OBUF %% t:* %D
|
