yosys/manual/PRESENTATION_ExAdv/addshift_map.v

21 lines
511 B
Verilog
Raw Normal View History

2014-02-18 12:37:39 -06:00
module \$add (A, B, Y);
parameter A_SIGNED = 0;
parameter B_SIGNED = 0;
parameter A_WIDTH = 1;
parameter B_WIDTH = 1;
parameter Y_WIDTH = 1;
2015-07-02 04:14:30 -05:00
2014-02-18 12:37:39 -06:00
input [A_WIDTH-1:0] A;
input [B_WIDTH-1:0] B;
output [Y_WIDTH-1:0] Y;
2015-07-02 04:14:30 -05:00
2014-02-18 12:37:39 -06:00
parameter _TECHMAP_BITS_CONNMAP_ = 0;
parameter _TECHMAP_CONNMAP_A_ = 0;
parameter _TECHMAP_CONNMAP_B_ = 0;
2015-07-02 04:14:30 -05:00
2014-02-18 12:37:39 -06:00
wire _TECHMAP_FAIL_ = A_WIDTH != B_WIDTH || B_WIDTH < Y_WIDTH ||
_TECHMAP_CONNMAP_A_ != _TECHMAP_CONNMAP_B_;
2015-07-02 04:14:30 -05:00
2014-02-18 12:37:39 -06:00
assign Y = A << 1;
endmodule